# EtherCAT SubDevice Controller Overview (1/3) as of June 2024



Name	AX58100	AX58200	AX58400	TMC8462	ET1100	ET1810/ET1811/ET1812	ET1851/ET1816/ET1817	Anybus NP40	netX 500	netX 51	netX 52	netX 90	netX 100
Туре	ASIC	ARM MPU	Dual-Core ARM MPU	ASIC	ASIC	Intel (Altera) FPGA + IP Core	Xilinx FPGA + IP Core	ARM MPU	ASIC	ASIC	ASIC	ASIC	ASIC
Supplier	ASIX	Asix	ASIX	ADI Trinamic"	BECKHOFF	BECKHOFF	BECKHOFF	нтя	hilscher	hilscher	hilscher	hilscher	hilscher
Package	80-pin LQFP 0.4 mm pitch	144-pin HSFBGA 0.8 mm pitch	225LD EHS-TFBGA 0.8 mm pitch	BGA121 0.75 mm pitch	BGA128 0.8 mm pitch	FPGA dependent	FPGA dependent	BGA VF400 0.8 mm pitch	BGA345 1 mm pitch	PBGA324 1 mm pitch	PBGA244 1 mm pitch	LFBGA144 0.8 mm pitch	BGA345 1 mm pitch
Size	12 x 12 mm	10 x 10 mm	13 x 13 mm	9 x 9 mm	10 x 10 mm	FPGA dependent	FPGA dependent	17 x 17 mm	22 x 22 mm	19 x 19 mm	15 x 15 mm	10 x 10 mm	22 x 22 mm
μC Interface	SPI/parallel (8/16-bit, asynchronous)	uC bus (Internal, AHB)	uC bus (Internal, AHB)	serial or standalone	serial/parallel (8/16bit, sync/async)*	serial/parallel (8- /16-bit, async) AVALON®*	serial/parallel (8- /16-bit, async) OPB®* and PLB®*	Anybus interface (8- / 16-bit 30 ns parallel, 20 MHz SPI, Shift register, UART)	μC bus (internal, 32bit)	μC bus (internal, 32bit)	μC bus (internal, 32bit)	μC bus (internal, 32bit)	μC bus (internal, 32bit)
Digital I/O	32		20	016*	8-32*	8-32*	8-32*	256 / 256 (Shift register mode)				-	-
General Purpose I/O	32	up to 76*	up to 97*	024*	0-32*	0-128*	0-128*	-	16	32	24	16	16
DPRAM	9 kByte	9 kByte	9 kByte	16 kByte	8 kByte	060 kByte*	060 kByte*	12 kByte	256/512 Byte (Mailbox/Process Data)	6 kByte	6 kByte	6 kByte	256/512 Byte (Mailbox/Process Data)
SyncManager Entities	8	8	8	8	8	08*	08*	4	4	8	8	8	4
FMMU Entities	8	8	8	8	8	08*	08*	4	3	8	8	8	3
Distributed Clock Support	yes (64-bit)	yes (64-bit)	yes (64-bit)	yes	yes	yes*	yes*	yes	yes	yes	yes	yes	yes
No. of Ports	2 (100BaseTX) + Opt. 1 (MII)	2 (100BaseTX) + Opt. 1 (MII)	2 (100BaseTX) + Opt. 1 (MII)	2 (100BaseTX)	2-4 (MII/E-BUS)*	1-3 (MII/max. 2 RMII)	1-3 (MII/max. 2 RMII)	2 (MII)	2 (100BaseTX)	2 (100BaseTX)	2 (100BaseTX)	2 (100BaseTX)	2 (100BaseTX)
Specials	100BASE-FX support 2 integrated PHYs 3-ch PWM and S/D (F AB2 and Hall encoder I/F SPI master I/F	2 integrated Ethernet PWS, USB 2.0 HS OTG, 10/100Mbps Ethernet MAC with RMII and hardware cryptography accelerator GutPUARS, subOr3816-3, 1xQuad-SP, 3xDC, 7816-3, 1xQuad-SP, 3xDC, 7816-3, 1xQuad-SP, 3xDC, 7816-3, 1xQuad-SP, 3xDC, 7816-3, 1xQuad-SP, 3xDC, 7816-3, 2x12-bit DAC, 2x0nalog Comparators, 2xOperational Amplifiers, 4x3-bit times, 2xOE, 1xECP, supports Real-Time Clock (RTC), Built-in Die Temperature Sensor (DTS)	Dual-Core 480MHs ABM Cortex-MT & 200MHs Cortex-M4 MCU, 20MHs cembedded Talah memory, 20 SC, Additional ABM(MI) (Etherne Mov. with IEE 1588 for multiprotect) 50 Cortex and 20 Cortex a	Wide supply range (up to 35V), 2x integrated DC/DC regulators, 3x Direct High Voltage I/OS, Multi-function I/O block, Integrated PM's, BGA routable with standard PCB	BGA routable with standard PCB		Various license models and evaluation Version are available. A wide range of Xilinx FPGAs are supported	Multi-protocol support, ESC Frame forwarding delay: 114 ns, MDP, possible to implement several device profiles	Multi-protocol support, Integrated PHYs, Integrated µC (ARM9-200MH2)	Multi-protocol support, Integrated PPYs, Integrated µC (ARM9-100MH2)	Multi-protocol support, Integrated PHYs, Integrated µC (ARM9-100MH2)	Multi-protocol support, Integrated PHYs, Integrated JuC, OnChip Plash 1,5 Mbytes, OnChip Dc-DC Converter, (ARM Cortex M4-100MHz) Additional integrated Application Controller (ARM Cortex M4 - 100 MHz)	Multi-protocol support, Integrated PHYs, Integrated µC (ARM9-200MH2)
Further information			The few alson briefs definite of the COMMUN.	https://www.analog.com/en/products/TMC8462.html	https://www.beckhoff.com/ET1100			ann andra condictrologicalisticol, processos attri	https://www.hilscher.com/netx	https://www.hilscher.com/netx	https://www.hilscher.com/netx	https://www.hilscher.com/netx	https://www.hilscher.com/netx
Data Sheet	Mys new els can brie probativitation at the ATAX8100	Hype frees and construction of a Children of The CATACONCON	Mys News and con Selection and advarded the of The CATOROMIC	https://www.analog.com/en/products/TMC8462.html	https://www.beckhoff.c	com/en-en/products/i-o/ethercat-	development-products/	ana anto un factore Millio Schuller Million			States for other transmission of the section of these states in		

#### \*configurable

Trademarks and Patents EtherCAT\* is a registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany. Other designations used in this publication may be trademarks whose use by third parties for their own purposes could violate the rights of the owners. Note: Subject technical modifications; no responsibility is accepted for the accuracy of this information. The content of all entries within the ESC overview is submitted by ETG members themselves. The ETG members are in charge of sales and support of their products as well as for the content of their entries. ETG therefore disclaims any liability for information contained therein.



# EtherCAT SubDevice Controller Overview (2/3) as of June 2024

Name	XMC4300	XMC4800	LAN9252	LAN9253	LAN9254	LAN9255	EC-1	RZ/T1	RZ/N2L	RZ/T2M	R-IN32M3-EC	RX72M
Туре	ARM MPU	ARM MPU	ASIC	ASIC	ASIC	ARM MCU	ARM MPU	ARM MPU	ARM MPU	ARM MPU	ARM MPU	ARM MPU
Supplier	infineon	infineon					RENESAS	RENESAS	RENESAS	RENESAS	RENESAS	RENESAS
Package	100 LQFP (0.5 mm)	100 LQFP (0.5 mm)	64 pin QFN (0.5 mm pitch) 64 pin TQFP-EP (0.5 mm pitch)	64 pin QFN (0.5 mm pitch)	80 pin TQFP-EP (0.5 mm pitch)	128 pin TQFP (0.4 mm pitch)	196 pin BGA (0.8 mm)	FBGA320 0.8 mm pitch	FBGA225, 0.8mm pitch FBGA121, 0.8mm pitch	FBGA320, 0.8mm pitch FBGA225, 0.8mm pitch	BGA324 1 mm pitch	LFBGA224, 0.8mm pitch LFBGA176, 0.8mm pitch LFQFP176, 0.5mm pitch LFQFP144, 0.5mm pitch LFQFP100, 0.5mm pitch
Size	16 x 16 mm	20 x 20 mm 16 x 16 mm 12 x 12 mm	9 x9 mm 12 x 12 mm	9 x9 mm	12x12 mm	14x14 mm	12 x 12 mm	17 x 17 mm	13 x 13 mm 10 x 10 mm	17 x 17 mm 13 x 13 mm	19 x 19 mm	LFBGA224: 13 x 13 mm LFBGA126: 13 x 13 mm LFQFP176: 24 x 24 mm LFQFP144: 20 x 20 mm LFQFP100: 14 x 14 mm
μC Interface	μC bus (internal, AHB)	μC bus (internal, AHB)	Host Bus/SPI/SQI	8/16-bit Host Bus/SPI/SQI	8/16-bit Host Bus/SPI/SQI	SPI/SQI up to 60MHz	USB Host/Function, CAN, SCIFA, I2C RSPI, Flash	16/32-bit parallel and various serial (SPI/I2C/UART)	USB Host/Function, CAN-FD, SPI, SCI, DSMIF, I2C, xSPI, External BUS IF(SRAM/SDRAM/Host IF)	USB Host/Function, CAN-FD, SPI, SCI, DSMIF, I2C, xSPI, External BUS IF(SRAM/SDRAM)	16/32-bit parallel (master/slave) and serial (SPI/I2C/UART)	USB, CAN, UART, SPI, I2C, SCI, QSPI
Digital I/O			0-16*	0-16*	0-32*	0-32*						44
General Purpose I/O	0 - 46	0 - 123	0-16*	0-16*	0-32*	0-32*	115* GPIOs / 8 Input (port multiplexed, partial SV-tolerant, open drain, input pull-up)	. 0-209*	0-134*	0-193*	0-96*	0-182*
DPRAM	8 kByte	8 kByte	4 kByte	8 kByte	8 kByte	8 kByte	512 KB (ATCM) with ECC 32 KB (BTCM) with ECC	8 kByte	8 kByte	8 kByte	8 kByte	8 kByte
SyncManager Entities	8	8	4	8	8	8	8	8	8	8	8	8
FMMU Entities	8	8	3	8	8	8	8	8	8	8	8	8
Distributed Clock Support	yes (64 Bit)	yes (64 Bit)	yes	yes	yes	yes	yes (64 bit)	yes	yes	yes	yes	yes (64 bit)
No. of Ports	2 (MII)	2 (MII)	2 (100BaseTX) + opt. 1 (MII)	2 (100BaseTX) + opt. 1 (MII)	2 (100BaseTX) + opt. 1 (MII)	2 (100BaseTX) + opt. 1 (MII)	2 (MII)	2 (RMII/MII)	3 (RGMII/RMII/MII)	3 (RGMII/RMII/MII)	2 (100BaseTX)	2 (100BaseTX/MII/RMII)
Specials	chip RAM and analog/mixed signal capabilities. Qualified for up to 125°C ambient temperature.	to 2MB on-chip flash, 532kB on- chip RAM and analog/mixed signal capabilites. Qualified for up to 125°C ambient temperature.	Cable Diagnostics, 100PX support, 2 Integrated PHYs, Integrated 12V regulator	Supports for low-cost 25MHz crystal Cable Diagnostics, Wake on LAN, 2 integrated PHYs, Single Supply operation (3.3V) Integrated 1.2V regulator	Integrated 1.2V regulator	256KB Main Memory SRAM Extended Industrial Temperature rated (-40 to +055) Cable Diagnostics, Wike on LAN, 2 Integrated PHYS, Single Supply operation (3.3V) Integrated 1.2V regulator	Safety Functions, Multi-Function Pin Controller	Multi-protocol support, security option, functional safety support, Cortex-MaF (450/600MHz), Cortex-M3 (150MHz) cores	applications, Functional safety support, Cortex-R52 (400MHz) core	support, digital encoder interfaces (EnDat, BISS, others, etc.), Functional safety support, Cortex-R52 Dual (800MHz) cores	Multi-protocol support, SPI, IZC, UART, 1.3 Mbyte int, RAM, <1W typical incl. 2 PHYs	Multi-protocol support (EtherCAT, etc.), Security option, Encryptica option, 105 °C operating temperature support in the support support
Further information	www.infineon.com/ethercat	www.infineon.com/ethercat	https://www.microship.com/en-us/product/LAN9252	https://www.microchip.com/en-us/product/LAN025	https://www.microchip.com/en-us/product/LAN9254	https://www.microchip.com/en-us/product/LAN9255	www.renesas.com/en-eu/ec-1	www.renesas.eu/products/mpumcu/rz/index.jsp	www.renesas.com/rzn2l	www.renesas.com/rzt2m	www.renesas.eu/automation	
Data Sheet	www.infineon.com/ethercat	www.infineon.com/ethercat						www.renesas.eu/products/ingumou/s2Documentation/jag	tilles lives annual contraincide unanticitae 2 court databas	tala leav messa containticomentis fothe-ana-databat	www.renesas.eu/r-in	

### \*configurable

Trademarks and Patents EtherCAT's as registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany. Other designations used in this publication may be trademarks whose use by third parties for their own purposes could violate the rights of the owners. Note: Subject technical modifications; no responsibility is accepted for the accuracy of this information. The content of all entries within the ESC overview is submitted by ETG members themselves. The ETG members are in charge of sales and support of their products as well as for the content of their entries. ETG therefore disclaims any liability for information contained therein.



## EtherCAT SubDevice Controller Overview (3/3) as of June 2024

bit column Max (mathematic column	Name	ANTAIOS	TRITON	C2000™ (TMS320F28388D/S)	Sitara AMIC110 SoC	Sitara AM3357/9	Sitara AM4377/9	Sitara AM571xE	Sitara AM572xE	Sitara AM65x SoC	Sitara AM64x SoC	Sitara AM243x SoC	Sitara AM263x SoC
Answer   Title AD B (String B) Title AD B (String B) Base (String B)   Gale AD B (String B) I String B)   Title AD String B) I String B)	Туре	ARM MPU	ARM MPU	TI C28x subsystem(s) with ARM	ARM MPU	ARM MPU	ARM MPU	ARM MPU	ARM MPU	ARM MPU	ARM MPU	ARM MCU	ARM MCU
Note:	Supplier	YASKAWA	YASKAWA	TEXAS INSTRUMENTS	Texas Instruments	TEXAS INSTRUMENTS	TEXAS INSTRUMENTS	TEXAS INSTRUMENTS	TEXAS INSTRUMENTS	TEXAS INSTRUMENTS	TEXAS INSTRUMENTS	TEXAS INSTRUMENTS	TEXAS INSTRUMENTS
sin contract1 min co	Package		FCBGA-784 (0.8 mm pitch)									293-pin FCCSP 0.5mm pitch via	
	Size		23 mm x 23 mm		15x15mm	15 x 15 mm	17 x 17 mm	23 x 23 mm	23 x 23 mm	23mmx23mm	17.2mmx17.2mm		15mmx15mm
IncludeInduction<	μC Interface			16-bit async PDI interface								128bit),	
And the second	Digital I/O	26Bits Input, 20Bits Output	32Bits Input, 22Bits Output	N/A	8	8	8	8	8	8	8	8	8
Image: spectra spectra   Image: spectra spectra   Image: spectra spectra   Image: spectra<	General Purpose I/O	up to 32	up to 32	32	>32	> 32	> 32	> 32	> 32	>32	>32	>32	>32
NormalizationNon- </td <td>DPRAM</td> <td>up to 64 kByte</td> <td>up to 64 kByte</td> <td>16 kByte</td> <td>8 kByte</td> <td>8 kByte</td> <td>28 kByte</td> <td>28 kByte</td> <td>28 kByte</td> <td>60 kByte</td> <td>60 kByte</td> <td>60 kByte</td> <td>28 kByte</td>	DPRAM	up to 64 kByte	up to 64 kByte	16 kByte	8 kByte	8 kByte	28 kByte	28 kByte	28 kByte	60 kByte	60 kByte	60 kByte	28 kByte
Number description   Number	SyncManager Entities	8	8	8	8	8	8	8	8	8	8	8	8
No. of Ports2 (1008/as PC) or 2 (MI)4 (Bit Ethermet port2 (MI)2 (MI)<	FMMU Entities	8	8	8	8	8	8	8	8	8	8	8	8
Number of the second	Distributed Clock Support	yes (64 bit)	yes (64 bit)	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes
Multi fieldbug protocol support 2 in tinggrated GHMMulti fieldbug protocol support 2 integrated FMHMulti fieldbug protocol support 2 integrated FMHMulti fieldbug protocol supportMulti fieldbug protocol supportMult	No. of Ports	2 (100BaseTX) or 2 (MII)	4 Gbit Ethernet port	2 (MII)	2 (MII)	2 (MII)	2 (MII)	2 (MII)	2 (MII)	2 (MII)	2 (MII)	2 (MII)	2 (MII)
	Specials	2 x integrated PHVs, 1 x integrated GBR Ethernet MAC, Integrated ARM <sup>6</sup> Cortex <sup>8</sup> . A 5 (288MHz), Backplane communication: SilceBus master for profichip's SNAPA ASIC, Integrated technology module (2x51/ 4x9VM/ 4xCounter), QuadSP Interface (e.g. NOR Plash for firmware), DDR2 external memory interface; SD/MMC, INAND, USB2 device, SRAM master (slave, SP)	Muth heliadus protocol support, 2 port Real-Time Elinente switch with the Integrated PHNs, Integrated PMN Conter-NLG, Integrated AMN Conter-NLG (1256H2), Secure Core, Rackplane communication: Stelless matter for proficing's SNAP-ASC, Integrated technology model (2SII) (42WM) / &Counter), QuadSP interface (e.g. NOR Hash for firmware), DBM external memory interface, 3 PCI Dpress*Controller, Other external Interfaces: 330/MMC, NAND, USB2 device, SRAM mater/slave, SPI	time controller. Up to 925 MIPS. Single or dual C28x + CLA control subsystems for real-time control loops. Arm based Connectivity Manager for communicitons and host control. On-chip flash, RAM, 4x 16-ht ADC, SDFM, 32- ch PWM, analog comparator subsystem, multiple communications ports, configurable logic block for CPUD/PF6A replacement and	Entire EtherCAT slave controller can be implemented on internal memory (no external DDR needed), industrial Communications Subsystem (PRU-ICSS) for multi-protocol	Subsystem (PRU-ICSS) for multi-protocol support, Gigabit Switch, CAN, display, ARM Cortex-A8	Second PRU-ICSS for Motor control (EnDat, sigma delta filtering etc), Gigabit Switch, CAN, Display subsystem, 2D/3D graphics, Camera I/F, Optional secure boot, ARM Cortex-A9	Subsystem (PRU-ICSS) for multi- protocol support (2 EtherCAT slave instances or EtherCAT slave to protocol gateway), Motor control (EnDat, sigma delta filtering), 20/3D Graphics, Display subsystem, Video acceleration, PCIe, SATA, Optional secure boot, ARM Cortex-A15 (upto 1.5GHz), 2x M4	Subsystem (PRU-ICSS) for multi- protocol support (2 EtherCAT slave instances or EtherCAT slave to protocol gateway), 2D/3D Graphics, Display subsystem, Video acceleration, PCIe, SATA, Optional secure boot, 2x ARM Cortex-A15 (upto 1.5 GH2), 2x M4 Cortes, 2x C66x	on internal memory (no external DDR needed), 3x Gigabit Industrial Communications Subsystem (RWL)_CSS6) for multi-protocol support (up to 3 Ether.CAT sales instances), PRU_ICSSG also supports Motor Control functionality (finoder feedback such as hiperface-DSL and EnDat and Sigma Delta filtering), up to 4x Arm Cortex- AS3 cores at 1.1GHz, 2x Cortex- RSF core at 400MHz with optional lock-step for functional asfety or other purposes, XMB	on internal memory (no external DDR needed), Dual Gigabi Industrial Communications Subsystem (PRU_ICSS6) for multi-protocol support (2 EthercAT slave to protocol gateway), PRU_ICSS6 also supports Motor Control functionality (Encoder feedback such as Hipeface-OSi and Enable,), up to 4x Arm Cortex-AS3 cores at 1611, is Cortex-M4 core at 400MHz for functional safety or other purposes, 2MB	on internal memory (no external DRR needed), Dual Gigabit Industrial Communications Subsystem (PRU_CISSO) for multi-protocol support (2 EtherCAT slave to protocol gateway), PRU_CISSO also supports Motor Control functionality (Encoder feedback such as Hiperac-DSI, and Enbat and Sigma Delta filtering), up to 4x Arm Cortex-RST cortes at 800Mitz, Jx Cortex-M4 core at 400Mitz for functional safety or other purposes, 2M8 on-chip	Entire EtherCAT slave controller can be implemented on internal memory, industrial Communications Subsystem (PRU_ICSS) PRU_ICSS also supports Motor Control functionality (Encoder feedback such as Hiperface-DSL and EnDat and Sigma Detta filtering), up to 4x Arm Cortex-RF5 cores at
	Further information	tilje Tova pelana is androkský dísky tradalstvá (rokalasta)	17. Nya fama pakana au amiyadakiyada injabada katalipada ini dar. 180	www.ti.com/product/tms320f28388d	www.ti.com/amic110	www.ti.com/AM335x	www.ti.com/AM437x	www.ti.com/product/AM5718	www.ti.com/product/AM5728	www.ti.com/product/am6548	www.ti.com/product/am6442	www.ti.com/product/am2434	www.ti.com/product/am2634
	Data Sheet	tin fore adams a un badab infato installit d'andei brin.	The free relation to an include the set of the first set of the State	www.ti.com/lit/gpn/tms320f28388d	http://www.tl.com/product/AMIC110/datasheet	www.ti.com/lit/ds/symlink/am3359.pd	ff www.ti.com/lit/ds/symlink/am4379.pd	www.ti.com/lit/ds/symlink/am5718.pdf	www.ti.com/lit/ds/symlink/am5728.pd	http://www.ti.com/product/am6548/datashee	t http://www.ti.com/product/am/6442/datasheet	http://www.ti.com/product/am2434/datasheet	http://www.ti.com/product/am2634/datasheet

### \*configurable

Trademarks and Patents EtherCAT's is a registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany. Other designations used in this publication may be trademarks whose use by third parties for their own purposes could violate the rights of the owners. Note: Subject technical modifications; no responsibility is accepted for the accuracy of this information. The content of all entries within the ESC overview is submitted by ETG members themselves. The ETG members are in charge of sales and support of their products as well as for the content of their entries. ETG therefore disclaims any liability for information contained therein.

